Building Energy Efficient Computers CSHL Seminar



Kyle Daruwalla (9 Feb. 2021)



Talk summary

- Most existing computer performance trends are dominated by transistor technology scaling
 - Slowing down and expected to end in the near term



Talk summary

- Most existing computer performance trends are dominated by transistor technology scaling
 - Slowing down and expected to end in the near term
- We need to build computers that do not rely on technology scaling
 - Continue to scale performance in the future
 - Create energy-efficient computers today

[1] K. Y. Ma, P. Chirarattananon, S. B. Fuller, and R. J. Wood, "Controlled Flight of a Biologically Inspired, Insect-Scale Robot," Science, vol. 340, no. 6132, pp. 603–607, May 2013, doi: 10.1126/ science.1231806.





Talk summary

- Most existing computer performance trends are dominated by transistor technology scaling
 - Slowing down and expected to end in the near term
- We need to build computers that do not rely on technology scaling
 - Continue to scale performance in the future
 - Create energy-efficient computers today
- My work focuses on two unconventional computing paradigms (bitstream computing and neuromorphic computing)

[1] K. Y. Ma, P. Chirarattananon, S. B. Fuller, and R. J. Wood, "Controlled Flight of a Biologically Inspired, Insect-Scale Robot," Science, vol. 340, no. 6132, pp. 603–607, May 2013, doi: 10.1126/ science.1231806.





Motivation







[1] M. L. Rieger, "Retrospective on VLSI value scaling and lithography," J. Micro/Nanolith. MEMS MOEMS, vol. 18, no. 04, p. 1, Nov. 2019, doi: <u>10.1117/1.JMM.18.4.040902</u>.
[2] A. M. Rahmani, P. Liljeberg, A. Hemani, A. Jantsch, and H. Tenhunen, Eds., The Dark Side of Silicon. Cham: Springer International Publishing, 2017. doi: <u>10.1007/978-3-319-31596-6</u>.





[1] M. L. Rieger, "Retrospective on VLSI value scaling and lithography," J. Micro/Nanolith. MEMS MOEMS, vol. 18, no. 04, p. 1, Nov. 2019, doi: <u>10.1117/1.JMM.18.4.040902</u>.
[2] A. M. Rahmani, P. Liljeberg, A. Hemani, A. Jantsch, and H. Tenhunen, Eds., The Dark Side of Silicon. Cham: Springer International Publishing, 2017. doi: <u>10.1007/978-3-319-31596-6</u>.





[1] M. L. Rieger, "Retrospective on VLSI value scaling and lithography," J. Micro/Nanolith. MEMS MOEMS, vol. 18, no. 04, p. 1, Nov. 2019, doi: <u>10.1117/1.JMM.18.4.040902</u>.
[2] A. M. Rahmani, P. Liljeberg, A. Hemani, A. Jantsch, and H. Tenhunen, Eds., The Dark Side of Silicon. Cham: Springer International Publishing, 2017. doi: <u>10.1007/978-3-319-31596-6</u>.

00000







[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.

	[1]
.rd }	
ectural tion	
× →	





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.

🔵 = neutral





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.

🔵 = neutral





[1] M. J. Marinella and S. Agarwal, "Efficient reservoir computing with memristors," Nat Electron, vol. 2, no. 10, pp. 437–438, Oct. 2019, doi: 10.1038/s41928-019-0318-y.

= good 🔵 = neutral







Increase performance by building larger computers





Increase performance by building larger computers

Increase performance by exploiting parallelism







Increase performance by building larger computers

Increase performance by exploiting parallelism



Increase performance by exploiting domain specificity



Less flexible, more transistors



Increase performance by building larger computers

Increase performance by exploiting parallelism



Increase performance by exploiting domain specificity



Less flexible, more transistors ()()()Increase performance by Increase performance by building larger computers exploiting parallelism Relative Performance ormalized to 130nm ASIC) 01 x0001 [1] Performance - Chip-Specialization Return 16nm 28nm 40nm 307.4× Transistor 55nm 65nm Performance (No $1 \times$ 222012 2013 222013 222015 06-2015 06-2016 06-2014 222014 Introduction Date

2019, pp. 1–14. doi: <u>10.1109/HPCA.2019.00023</u>.



Increase performance by exploiting domain specificity

[1] A. Fuchs and D. Wentzlaff, "The Accelerator Wall: Limits of Chip Specialization," in 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), Washington, DC, USA, Feb.







2019, pp. 1–14. doi: <u>10.1109/HPCA.2019.00023</u>.

[1] A. Fuchs and D. Wentzlaff, "The Accelerator Wall: Limits of Chip Specialization," in 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), Washington, DC, USA, Feb.





My work

- Bitstream computing
 - Standard CMOS substrate
 - Some connections to neural circuits
- Neuromorphic computing
 - Heavily brain-inspired
 - Many potential substrates \bullet
 - Can draw insight from deep learning



Neuromorphic computing

Bitstream



Bitstream computing

Why bitstream computing?

- Greater energy efficiency per computation
- Uses existing CMOS technology
- Long history of research



Why bitstream computing?

- Greater energy efficiency per computation
- Uses existing CMOS technology
- Long history of research





Basics of stochastic bitstreams





Basics of stochastic bitstreams



0.5 = 4/8 <u>0, 1, 1, 0, 1, 0, 0, 1</u> 0.75 = 6/8 <u>0, 1, 0, 1, 1, 1, 1, 1</u>





Basics of stochastic bitstreams



 $\mathbb{E}[S_1] = 0.5 = 4/8 \ \underline{0, 1, 1, 0, 1, 0, 0, 1}$ $\mathbb{E}[S_2] = 0.75 = 6/8 \ \underline{0, 1, 0, 1, 1, 1, 1, 1}$





General purpose bitstream computing

- More operators than just multiplication:
 - Addition, subtraction, division
 - Non-linear functions: square root, tanh
 - Matrix multiplication
 - Vector norms
 - Matrix pseudo-inverse
 - Singular-value decomposition

General purpose bitstream computing

- More operators than just multiplication: \bullet
 - Addition, subtraction, division
 - Non-linear functions: square root, tanh
 - Matrix multiplication
 - Vector norms
 - Matrix pseudo-inverse
 - Singular-value decomposition



Long design cycles



Issues with bitstream computing

Long value-dependent latency





Issues with bitstream computing

Long value-dependent latency



Probability of Error





Issues with bitstream computing

Long value-dependent latency



Probability of Error



Input correlation error


Issues with bitstream computing

Long value-dependent latency



Probability of Error



Input correlation error





More issues with bitstream computing

• Not just programming a processor

Power iteration SVD algorithm



Power iteration SVD circuit



More issues with bitstream computing

- Not just programming a processor
- Building a hardware circuit

Power iteration SVD algorithm



Power iteration SVD circuit



Enter BitSAD Programming language for bitstream computing







Bitstream computing results





Bitstream computing results



Parallelizing bitstream computing



Average Outputs



Parallelizing bitstream computing







Parallelizing bitstream computing





Population coding is more efficient







Conclusions & future work

- Bitstream computing is a power-efficient computing model for edge devices BitSAD allows programmers to easily map high-level algorithms to bitstream
- computing hardware
- Bitstream computing suffers from long latencies (partially addressed by population coding)
- Future work:
 - Automated optimization of programs using BitSAD compiler
 - Extending population coding theoretical guarantees to a broader class of "reduction" operators



Neuromorphic computing

Why neuromorphic computing?

- Deep artificial neural networks are replacement for programs
- Spiking neural networks (SNNs) are an energy efficient alternative
- Opportunity to use new substrates
 - Future is uncertain

Still waiting to scale up SNNs



Why neuromorphic computing?

- Deep artificial neural networks are replacement for programs
- Spiking neural networks (SNNs) are an energy efficient alternative
- Opportunity to use new substrates
 - Future is uncertain

Still waiting to scale up SNNs

Energy =	Power Transistor	Transistors Computation	Latency
Standard CPUs			
Accelerators			
Bitstream computing			
			1
Neuromorphic computing	?		?



Difficulty scaling up SNNs

- Closest cousin: back propagation
- Biologically implausible
- Global information overhead





Difficulty scaling up SNNs

- Closest cousin: back propagation
- Biologically implausible
- Global information overhead

- More biologically plausible
- Minimized global information
- Parallelizable





An optimal representation that balances compression and prediction:

[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580



An optimal representation that balances compression and prediction:

• Applied to hidden representation of NN layers [1]:

 $\mathcal{L}_{\text{HSIC}}(X, Y, Z^{\ell}) = \text{HSIC}(Z^{\ell}, X) - \lambda \text{HSIC}(Z^{\ell}, Y) \qquad \forall \ell \in \{1, \dots, L\}$

[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580



An optimal representation that balances compression and prediction:

Applied to hidden representation of NN layers [1]:



[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580



An optimal representation that balances compression and prediction:

Applied to hidden representation of NN layers [1]:



[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580



An optimal representation that balances compression and prediction:

Applied to hidden representation of NN layers [1]:



[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580





An optimal representation that balances compression and prediction:

Applied to hidden representation of NN layers [1]:



[1] W.-D. K. Ma, J. P. Lewis, and W. B. Kleijn, "The HSIC Bottleneck: Deep Learning without Back-Propagation," arXiv:1908.01580 [cs, stat], Dec. 2019, Accessed: Jan. 25, 2020. [Online]. Available: http://arxiv.org/abs/1908.01580





Applying the HSIC bottleneck to SNNs

- Feedforward network of leaky-integrate-and-fire neurons: $\tau_{\rm ff} \frac{{\rm d} {\bf u}^\ell}{{\rm d} t}$
- Gradient descent rule on HSIC objective:

$$\Delta [\mathbf{W}^\ell]_{ij} \propto \dot{\ell}$$

$$= -\mathbf{u} + \mathbf{W}^{\ell} \mathbf{z}^{\ell-1}$$

 $\mathbf{z}^{\ell} = \tanh(\mathbf{u}^{\ell}) + \zeta$





Assume that the past output does not depend on the current weights



 Assume that the past output does not depend on the current weights $\Delta[W^{\ell}]_{ij} \propto \beta_{ij} \xi_i$

$$\beta_{ij} = \frac{\partial z_0^{\ell}}{\partial [W^{\ell}]_{ij}} \frac{\text{local}}{([z_0^{\ell}]_i)^2)[z_0^{\ell-1}]_j}$$

depends on N samples

$$\xi_i = \sum_{p=0}^{-(N-1)} [\bar{k}(x_0, x_p) - \gamma \bar{k}(y_0, y_p)]$$





 Assume that the past output does not depend on the current weights $\Delta[W^{\ell}]_{ij} \propto \beta_{ij} \xi_i$

$$\beta_{ij} = \frac{\partial z_0^{\ell}}{\partial [W^{\ell}]_{ij}} \frac{\text{local}}{([z_0^{\ell}]_i)^2)[z_0^{\ell-1}]_j}$$

depends on N samples

$$\xi_i = \sum_{p=0}^{-(N-1)} [\bar{k}(x_0, x_p) - \gamma \bar{k}(y_0, y_p)]$$







Assume that the past output does not depend on the current weights

 $\Delta [W^{\ell}]_{ij} \propto \beta_{ij} \xi_i$

$$\beta_{ij} = \frac{\partial z_0^{\ell}}{\partial [W^{\ell}]_{ij}} \frac{\text{local}}{([z_0^{\ell}]_i)^2)[z_0^{\ell-1}]_j}$$

depends on N samples -(N-1) $[\bar{k}(x_0, x_p) - \gamma \bar{k}(y_0, y_p)]\bar{\alpha}(z_p^\ell)$ Slp=0





Training the reservoir

- Use three-factor Hebbian rule from Hoerzer, Legenstein, and Maass [1]
- Trained on random data a priori

no. 3, pp. 677–690, Mar. 2014, doi: 10.1093/cercor/bhs348.



[1] G. M. Hoerzer, R. Legenstein, and W. Maass, "Emergence of Complex Computational Structures From Chaotic Neural Networks Through Reward-Modulated Hebbian Learning," Cerebral Cortex, vol. 24,





Small scale experiments

- Simple binary classification tasks
- Reservoir trained a priori (then held constant)
- Tested with multiple layers and non-linear decision boundaries







- Tested on subset of MNIST classes
- Simulations are slow due to iterating the dataset one sample at a time





- Tested on subset of MNIST classes
- Simulations are slow due to iterating the dataset one sample at a time









HSIC objective learns unique outputs (not necessarily the same as labels)



Class 8

Output Indices

0123456789

Class 4





• Varying memory capacity by adjusting effective batch size



Final Normalized Test Accuracy on MNIST -1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 10 16 32 6 Effective Batch Size



Conclusions & future work

- Neuromorphic computing and SNNs are a promising hardware platform for ML-adjacent applications
- Training SNNs at scale continues to remain a challenge
- Layer-wise objectives are an effective alternative to back propagation
 - Our learning rule based on the information bottleneck
 - Couples synaptic updates with short-term memory
- Future work
 - Scaling our rule up to larger datasets
 - Using alternate memory models to replace the reservoir
 - Hardware implementations on neuromorphic substrates



Conclusions

Conclusions

- End of transistor scaling demands a new approach to computing
- Long term vision: standard and unconventional co-processors
- Bitstream computing is a near-term platform
 - Use compilers to solve programming issues
- Neuromorphic computing is a more promising long-term platform
 - Major issue is scaling up learning
 - Many different hardware platforms


My work



Preprints

R. S. Raju, K. Daruwalla, M. Lipasti, Accelerating Deep Learning with Dynamic Data Pruning, preprint under review, November, 2021. https://arxiv.org/abs/2111.12621. K. Daruwalla, M. Lipasti, Information Bottleneck-Based Hebbian Learning Rule Naturally Ties Working Memory and Synaptic Updates, preprint, September, 2021. https://arxiv.org/abs/2111.13187.

Conference Publications

K. Daruwalla, H. Zhuo, C. Schulz, M. Lipasti, BitBench: A Benchmark for Bitstream Computing, Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES '19), June 23, 2019. http://dl.acm.org/citation.cfm?doid=3316482.3326355.

Journal Publications

K. Daruwalla, H. Zhuo, R. Shukla, M. Lipasti, *BitSAD v2: Compiler Optimization and Analysis for Bitstream Computing*, ACM Transcations on Architecture and Code Optimization (TACO), Vol. 16, Iss. 4, No. 43. November 2019. https://dl.acm.org/citation.cfm?id=3364999.

K. Daruwalla, N. Olivero, A. Pluger, S. Rao, D.W. Chang, M. Simoni, A quantitative analysis of the performance of computing architectures used in neural simulations, Journal of Neuroscience Methods, Vol. 311. 2019, Pg. 57-66. http://www.sciencedirect.com/science/article/pii/S0165027018303017.

Workshop Publications

K. Daruwalla, H. Zhuo, M. Lipasti, BitSAD: A Domain-Specific Language for Bitstream Computing, First ISCA Workshop on Unary Computing, June 2019.

K. Daruwalla, M. Lipasti, Resource Efficient Navigation Using Bitstream Computing, First ISCA Workshop on Unary Computing, June 2019.



my collaborators



